AN 556: Using the Design Security Features in Intel FPGAs

Download
ID 683269
Date 5/21/2021
Public
Document Table of Contents

Hardware Requirements

The following table lists the specifications that you must follow for a successful key programming.

Table 10.  Specifications for Key Programming
Parameter Key Programming Mode
Non-Volatile Key Volatile Key
TCK period 10 µs ± 1 µs 11
Ambient Temperature 25°C ± 5°C 25°C ± 5°C
Voltage (VCCBAT) 12

VCCBAT is a dedicated power supply for the volatile key storage and is not shared with other on-chip power supplies, such as VCCIO or VCC. VCCBAT continuously supplies power to the volatile register regardless of the on-chip supply condition.

Note: After power up, you must wait for the device to exit power-on reset (POR) before beginning the key programming. You may encounter verification error when programming the volatile Encryption Key Programming (.ekp) file if you have the VCCBAT pin tied to GND. The VCCBAT pin must be tied to the recommended VCCBAT voltage provided in the respective device family pin connection guidelines for proper operation.
11 Applies to 40-nm and 28-nm FPGAs only.
12 If you do not use the volatile key, refer to the respective device family pin connection guidelines for VCCBAT connection.

Did you find the information on this page useful?

Characters remaining:

Feedback Message