AN 556: Using the Design Security Features in Intel FPGAs

Download
ID 683269
Date 5/21/2021
Public
Document Table of Contents

Design Example for JTAG Secure Mode

This design example demonstrates

  • The instantiation of an internal JTAG WYSIWYG atom.
  • The execution of the LOCK and UNLOCK JTAG instructions through user logic implementation in the Intel® Quartus® Prime software.

This reference design is targeted on the Arria V device with the tamper-protection bit enabled. This design example is applicable to other 28-nm FPGAs.

Did you find the information on this page useful?

Characters remaining:

Feedback Message