Intel® Quartus® Prime Pro Edition User Guide: Design Compilation

ID 683236
Date 10/02/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.7.5. Step 5: Implement Fast Forward Recommendations

Implement the Fast Forward timing closure recommendations in your design RTL and rerun synthesis and the Retime stage to perform Hyper-Retiming and realize the predictive performance gains. The amount and type of changes that you implement depends on your performance goals. For example, if you can achieve the target fMAX with simple asynchronous clear removal or conversion, you can stop design optimization after making those changes. For more information, refer to Retiming Restrictions and Workarounds.
  1. Implement one or more Fast Forward recommendations in your design RTL, such as any of the following techniques:
    • Remove limitations of control logic, such as long feedback loops and state machines.
    • Restructure logic to use functionally equivalent feed-forward or pre-compute paths, rather than long combinatorial feedback paths.
    • Reduce the delay of ‘Long Paths’ in the chain. Use standard timing closure techniques to reduce delay. Excessive combinational logic, sub-optimal placement, and routing congestion cause delay on paths.
    • Insert more pipeline stages in ‘Long Paths’ in the chain. Long paths have the most delay between registers in the critical chain.
    • Increase the delay (or add pipeline stages to ‘Short Paths’ in the chain).
    • Explore performance and implement the RTL changes to your code until you reach the desired performance target.
  2. Implement your RTL changes and perform Hyper-Retiming by re-running the Retime stage on the Compilation Dashboard (which also reruns prerequisite synthesis and fitting stages).