External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 11/03/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.10. EMIF On-Chip Debug Port

The On-Chip Debug Port (cal_debug) provides access to the I/O SSM user-ram and calbus bridge, which contain debug information collected during EMIF calibration, and tools that can help analyze or improve interface stability.

The cal_debug is an Avalon® memory-mapped interface. This port does not provide access outside of the address ranges of the user-ram and calbus bridge.