External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 11/03/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.22. dramsts

address=59(32 bit)

Field Bit High Bit Low Description Access
phy_cal_success 0 0 This bit is set to 1 if the PHY calibrates successfully. Read
phy_cal_fail 1 1 This bit is set to 1 if the PHY does not calibrate successfully. Read