External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 11/03/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents QDR-IV Write Calibration

Write Leveling Calibration

The algorithm optimizes the CK versus DK relationship. It is covered by address and command deskew calibration using the loopback mode.

Write Deskew

The algorithm performs per-bit deskew of write data relative to the write strobe and clock. Write deskew calibration does not change dqs_out delays; the write clock is aligned to the CK clock during write leveling.

Did you find the information on this page useful?

Characters remaining:

Feedback Message