Double Data Rate I/O (ALTDDIO_IN, ALTDDIO_OUT, and ALTDDIO_BIDIR) IP Cores User Guide

ID 683148
Date 6/19/2017
Public
Document Table of Contents

1.5.1. DDR Device Configuration

The following sections describe how the DDR registers are configured in the Stratix series and APEX II devices.

Did you find the information on this page useful?

Characters remaining:

Feedback Message