Visible to Intel only — GUID: mwh1410470991456
Ixiasoft
2.1.2.1. Specify Instance-Specific Constraints in Assignment Editor
2.1.2.2. Specify NoC Constraints in NoC Assignment Editor
2.1.2.3. Specify I/O Constraints in Pin Planner
2.1.2.4. Plan Interface Constraints in Interface Planner and Tile Interface Planner
2.1.2.5. Adjust Constraints with the Chip Planner
2.1.2.6. Constraining Designs with the Design Partition Planner
4.2.1. Assigning to Exclusive Pin Groups
4.2.2. Assigning Slew Rate and Drive Strength
4.2.3. Assigning I/O Banks
4.2.4. Changing Pin Planner Highlight Colors
4.2.5. Showing I/O Lanes
4.2.6. Assigning Differential Pins
4.2.7. Entering Pin Assignments with Tcl Commands
4.2.8. Entering Pin Assignments in HDL Code
Visible to Intel only — GUID: mwh1410470991456
Ixiasoft
2.1. Specifying Design Constraints Designs in the GUI
Intel® Quartus® Prime software provides tools that help you manually implement your project. These tools can also support design visualization, pre-filled parameters, and window cross probing, facilitating design exploration and debugging.
When you create or update a constraint in the Intel® Quartus® Prime software, the System tab of the Messages window displays the equivalent Tcl command. Utilize these commands as references for future scripted design definition and compilation.