Intel® Quartus® Prime Pro Edition User Guide: Design Constraints

ID 683143
Date 4/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3. Managing Device I/O Pins

This chapter describes efficient planning and assignment of I/O pins in your target device. Consider I/O standards, pin placement rules, and your PCB characteristics early in the design phase.

Figure 44. Pin Planner GUI

Table 22.   Intel® Quartus® Prime I/O Pin Planning Tools

I/O Planning Task

Click to Access

Plan interfaces and device periphery Tools > Interface Planner

Edit, validate, or export pin assignments

Assignments > Pin Planner

For more information about special pin assignment features for the Intel® Arria® 10 SoC devices, refer to Instantiating the HPS Component in the Intel® Arria® 10 Hard Processor System Technical Reference Manual.