Intel® Quartus® Prime Pro Edition User Guide: Design Constraints

ID 683143
Date 4/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Advanced I/O Timing Analysis Reports

The following reports show advanced I/O timing analysis information:

Table 30.  Advanced I/O Timing Reports
I/O Timing Report Description
Timing Analyzer Report Reports signal integrity and board delay data.
Board Trace Model Assignments report Summarizes the board trace model component settings for each output and bidirectional signal.
Signal Integrity Metrics report Contains all the signal integrity metrics calculated during advanced I/O timing analysis based on the board trace model settings for each output or bidirectional pin. Includes measurements at both the FPGA pin and at the far-end load of board delay, steady state voltages, and rise and fall times.
Note: By default, the Timing Analyzer generates the Slow‑Corner Signal Integrity Metrics report. To generate a Fast-Corner Signal Integrity Metrics report you must change the delay model by clicking Tools > Timing Analyzer.