A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: iga1401314929739
Ixiasoft
Visible to Intel only — GUID: iga1401314929739
Ixiasoft
33.2. Functional Description
The diagram below shows a block diagram of the SDRAM controller core connected to an external SDRAM chip.
The following sections describe the components of the SDRAM controller core in detail. All options are specified at system generation time, and cannot be changed at runtime.
Section Content
Avalon memory-mapped interface
Off-Chip SDRAM Interface
Board Layout and Pinout Considerations
Performance Considerations