Embedded Peripherals IP User Guide

ID 683130
Date 8/15/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. Introduction 2. Avalon® -ST Multi-Channel Shared Memory FIFO Core 3. Avalon® -ST Single-Clock and Dual-Clock FIFO Cores 4. Avalon® -ST Serial Peripheral Interface Core 5. SPI Core 6. SPI Agent/JTAG to Avalon® Host Bridge Cores 7. Intel eSPI Agent Core 8. eSPI to LPC Bridge Core 9. Ethernet MDIO Core 10. Intel FPGA 16550 Compatible UART Core 11. UART Core 12. JTAG UART Core 13. Intel FPGA Avalon® Mailbox Core 14. Intel FPGA Avalon® Mutex Core 15. Intel FPGA Avalon® I2C (Host) Core 16. Intel FPGA I2C Agent to Avalon® -MM Host Bridge Core 17. Intel FPGA Avalon® Compact Flash Core 18. EPCS/EPCQA Serial Flash Controller Core 19. Intel FPGA Serial Flash Controller Core 20. Intel FPGA Serial Flash Controller II Core 21. Intel FPGA Generic QUAD SPI Controller Core 22. Intel FPGA Generic QUAD SPI Controller II Core 23. Interval Timer Core 24. Intel FPGA Avalon FIFO Memory Core 25. On-Chip Memory (RAM and ROM) Intel FPGA IP 26. On-Chip Memory II (RAM or ROM) Intel FPGA IP 27. Optrex 16207 LCD Controller Core 28. PIO Core 29. PLL Cores 30. DMA Controller Core 31. Modular Scatter-Gather DMA Core 32. Scatter-Gather DMA Controller Core 33. SDRAM Controller Core 34. Tri-State SDRAM Core 35. Video Sync Generator and Pixel Converter Cores 36. Intel FPGA Interrupt Latency Counter Core 37. Performance Counter Unit Core 38. Vectored Interrupt Controller Core 39. Avalon® -ST Data Pattern Generator and Checker Cores 40. Avalon® -ST Test Pattern Generator and Checker Cores 41. System ID Peripheral Core 42. Avalon® Packets to Transactions Converter Core 43. Avalon® -ST Multiplexer and Demultiplexer Cores 44. Avalon® -ST Bytes to Packets and Packets to Bytes Converter Cores 45. Avalon® -ST Delay Core 46. Avalon® -ST Round Robin Scheduler Core 47. Avalon® -ST Splitter Core 48. Avalon® -MM DDR Memory Half Rate Bridge Core 49. Intel FPGA GMII to RGMII Converter Core 50. Intel FPGA MII to RMII Converter Core 51. HPS GMII to TSE 1000BASE-X/SGMII PCS Bridge Core Intel® FPGA IP 52. Intel FPGA HPS EMAC to Multi-rate PHY GMII Adapter Core 53. Intel FPGA MSI to GIC Generator Core 54. Cache Coherency Translator Intel® FPGA IP 55. Lightweight UART Core

7.5.2.1. eSPI Status Register

This status register reflects the status of the eSPI agent IP. You can access this register using the GET_STATUS command through eSPI interface. You can also access this register via Avalon® memory-mapped interface by asserting the read request with an Avalon® memory-mapped interface 00h address.

During the response phase, the status field is always returned to the eSPI host. The received command is only decoded after the deassertion of espi_cs_n signal. Therefore, the implementation effect of a queued command is reflected in the status of the subsequent transaction.

The eSPI status register bits are read-only and cleared by espi_reset_n.
Table 34.  eSPI Status Register Bit Description
Bit Status Field Description
0 PC_FREE The following values indicates:
  • 1: Channel 0 Posted FIFO is empty to accept peripheral posted or completion header and data up to maximum payload size.
  • 0: Channel 0 Posted FIFO has one complete peripheral posted or completion header & data packet.
1 NP_FREE The following values indicates:
  • 1: Channel 0 Non-posted FIFO is empty to accept peripheral non-posted or completion header and data up to maximum payload size.
  • 0: Channel 0 Non-posted FIFO has one complete peripheral non-posted or completion header & data packet.
2 VWIRE_FREE The value is always 1.
3 OOB_FREE The value is always 1.
4 PC_AVAIL The following values indicates:
  • 1: Channel 0 Posted FIFO has a peripheral posted or completion header and data up to maximum payload size is available to send.
  • 0: Channel 0 Posted FIFO is empty.
5 NP_AVAIL The following values indicates:
  • 1: Channel 0 Non-posted FIFO has a peripheral non-posted or completion header and data up to maximum payload size is available to send.
  • 0: Channel 0 Non-posted FIFO is empty.
6 VWIRE_AVAIL The following values indicates:
  • 1: Channel 1 has a tunneled Virtual Wire available to send.
  • 0: Channel 1 is empty.
7 OOB_AVAIL The value is always 0.
8 FLASH_C_FREE The value is always 1.
9 FLASH_NP_FREE The value is always 1.
10 Reserved
11 Reserved
12 FLASH_C_AVAIL The value is always 0.
13 FLASH_NP_AVAIL The value is always 0.
14 Reserved
15 Reserved