A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: iga1401397709084
Ixiasoft
Visible to Intel only — GUID: iga1401397709084
Ixiasoft
30.4.4. Interrupt Behavior
Writing the status register clears the DONE bit and acknowledges the IRQ. A host peripheral can read the status register and determine how the DMA transaction finished by checking the LEN, REOP, and WEOP bits.