AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs

Download
ID 683103
Date 12/09/2021
Public
Document Table of Contents
Document Table of Contents x
1. Generating Initial I/O Timing Data for Intel FPGAs 2. Generating I/O Element Delay Information for Intel FPGAs
1. Generating Initial I/O Timing Data for Intel FPGAs x
1.1. Step 1: Synthesize a Flip-flop for the Target Intel FPGA Device 1.2. Step 2: Define I/O Standard and Pin Locations 1.3. Step 3: Specify Device Operating Conditions 1.4. Step 4: View I/O Timing in Datasheet Report 1.5. Scripted I/O Timing Data Generation
2. Generating I/O Element Delay Information for Intel FPGAs x
2.1. Step 1: Create Simple Flip-Flop Design 2.2. Step 2: Define I/O Delay Chain and Clock Settings 2.3. Step 3: Specify Device Operating Conditions 2.4. Step 4: View IOE Timing Delay with Report Path 2.5. Scripted IOE Information Generation 2.6. Document Revision History for AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs
2.4. Step 4: View IOE Timing Delay with Report Path x
2.4.1. Example 1: Viewing the Input Element Delay in Reports 2.4.2. Example 2: Viewing the Output Element Delay in Reports
1. Generating Initial I/O Timing Data for Intel FPGAs
2. Generating I/O Element Delay Information for Intel FPGAs

2. Generating I/O Element Delay Information for Intel FPGAs

You can generate I/O element (IOE) delay information for Intel FPGA devices using the current version of Intel® Quartus® Prime Pro Edition software GUI or Tcl commands.
Note: The Tcl script-based method is available only for Linux platforms.

You can specify a different input delay for pin in your design from the pin-to-input register, or a delay from the output register-to-output pin values. This capability allows you to ensure that the signals within a bus have the same delay going into or out of the device. For detailed descriptions of the various IOE structures in different FPGA devices, refer to the FPGA device documentation in related links.

Generating IOE delay information includes the following steps in the flow:

Figure 10. IOE Delay Information Generation Flow

Section Content
Step 1: Create Simple Flip-Flop Design
Step 2: Define I/O Delay Chain and Clock Settings
Step 3: Specify Device Operating Conditions
Step 4: View IOE Timing Delay with Report Path
Scripted IOE Information Generation
Document Revision History for AN 775: Generating Initial I/O Timing Data and I/O Element Delays for Intel FPGAs

Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message