P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.3. Avalon® -ST RX Interface rx_st_ready Behavior

The following timing diagram illustrates the timing of the RX interface when the application throttles the P-Tile IP for PCIe by deasserting rx_st_ready_i. The Transaction Layer in the P-Tile IP deasserts rx_st_valid_o within 27 cycles of the rx_st_ready_i deassertion. It also reasserts rx_st_valid_o within 27 cycles after rx_st_ready_i reasserts if there is more data to send. This behavior means that the readyLatency of this interface is 27. Refer to the Avalon® Interface Specifications for a detailed definition of readyLatency. rx_st_data_o is held until the application is able to accept it.

Figure 20.  Avalon® -ST RX Interface rx_st_ready Behavior