P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

A.1.1. Register Access Definitions

This document uses the following abbreviations when describing register accesses.

Table 124.  Register Access Abbreviations
Abbreviation Meaning
RW Read and write access
RO Read only
WO Write only
RW1C Read write 1 to clear
RW1CS Read write 1 to clear sticky
RWS Read write sticky
Note: Sticky bits are not initialized or modified by hot reset or function-level reset.