AN 746: SDI II Triple-Rate Reference Designs for Intel® Arria® 10 Devices

ID 683012
Date 12/31/2019
Public
Give Feedback

1.2.2. Running the SDI II VCXO Removal Reference Design

When the board is set up and the FPGA is configured, you can start running the demonstration tests. Subsequent topics describe the tests that you can run.

Table 7.  User LEDsThe User LEDs indicate the expected results. A logical 1 indicates that the LED illuminates, a logical 0 indicates otherwise.
User LEDs Description
D3 The heartbeat of the transmitter clock out for channel 0.
D4 The heartbeat of the receiver recovered clock out for channel 0.
D5 Frame locked for channel 0.
D6 TRS locked for channel 0.
D7 Alignment locked for channel 0.
D8, D9, D10 RX signal standard for channel 0:
  • SD: [D8, D9, D10]=000
  • HD: [D8, D9, D10]=001
  • 3Ga: [D8, D9, D10]=011
  • 3Gb: [D8, D9, D10]=010
Note: You need to compile and configure the design before you run the tests. For more information about compiling and configuring the design, refer to Compiling the Design and Configuring the FPGA.

Reset

You may reset the reference design by pressing the S4 push button on the development board.