GTS Ethernet Hard IP User Guide: Agilex™ 3 FPGAs and SoCs

ID 848477
Date 7/07/2025
Public
Document Table of Contents

11.2.2. Debug the TX Reset Entry Sequence

The following flow chart shows the reset entry sequence of TX reset:

Figure 71. TX Reset Entry Sequence