GTS Ethernet Hard IP User Guide: Agilex™ 3 FPGAs and SoCs

ID 848477
Date 7/07/2025
Public
Document Table of Contents

11.2.1. Debug the Power Up Reset Sequence

The following flow chart shows the reset sequence during the power up:

Figure 70. Power Up Reset Sequence