GTS Ethernet Hard IP User Guide: Agilex™ 3 FPGAs and SoCs

ID 848477
Date 7/07/2025
Public
Document Table of Contents

11.2.5. Debug the RX Reset Exit Sequence

The following flow chart shows the exit reset sequence of RX reset:

Figure 74. RX Reset Exit Sequence