GTS Ethernet Hard IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817676
Date 8/04/2025
Public
Document Table of Contents

12.2.2. Debug the TX Reset Entry Sequence

The following flow chart shows the reset entry sequence of TX reset:

Figure 93. TX Reset Entry Sequence