GTS Ethernet Hard IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817676
Date 8/04/2025
Public
Document Table of Contents

12.2.1. Debug the Power Up Reset Sequence

The following flow chart shows the reset sequence during the power up:

Figure 92. Power Up Reset Sequence