GTS Ethernet Hard IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 817676
Date 8/04/2025
Public
Document Table of Contents

12.2.5. Debug the RX Reset Exit Sequence

The following flow chart shows the exit reset sequence of RX reset:

Figure 96. RX Reset Exit Sequence