Visible to Intel only — GUID: uty1699470626191
Ixiasoft
5.1. Clock Signals
5.2. Reset Signals
5.3. TX MII Interface (64b/66b)
5.4. RX MII Interface (64b/66b)
5.5. Status Interface for 64b/66b Line Rate
5.6. TX Interface (8b/10b)
5.7. RX Interface (8b/10b)
5.8. Status Interface for 8b/10b Line Rate
5.9. Serial Interface
5.10. CPRI PHY Reconfiguration Interface
5.11. Datapath and PMA Avalon Memory-Mapped Interface
Visible to Intel only — GUID: uty1699470626191
Ixiasoft
4. Functional Description
The GTS CPRI PHY Intel® FPGA IP core consists of the following modules:
- GTS transceiver channels which consists of PMA hard logic to support CPRI and Ethernet protocols. It also contains a hard PCS block that provides 64b/66b encoding scheme for 10.1376 Gbps CPRI line rate. For more information, refer to the GTS Architecture and PMA and FEC Direct PHY IP User Guide.
- Elastic FIFO (EFIFO)—a dual clock FIFO that matches the rate differences between the GTS hard logic and soft logic.
- Latency measurement—a module that generates a sync pulse to measure the datapath delay of the GTS CPRI PHY Intel® FPGA IP core.
- 8b/10b PCS—a soft PCS block that provides the 8b/10b encoding scheme for the CPRI line rates of 4.9 Gbps and below.
Figure 7. IP Block Diagram