Ethernet Subsystem Intel® FPGA IP User Guide

ID 773413
Date 4/03/2023
Document Table of Contents

8.1. Steps to Generate the Example Design

  1. Create project
  2. Open IP GUI
  3. Configure the IP for your supported variant
  4. Open the Example Design Tab
    1. Select Single instance of IP core
    2. Select Simulation checkbox for simulating the example design
    3. Select Synthesis checkbox for synthesizing the example design
    4. Select either Verilog or VHDL for generated file format
    5. Select the appropriate development kit. If you aren’t using a development kit, choose None
  5. Click Generate Example Design
  6. Select the desired directory to generate the example design in