Parameterizable Macros for Intel FPGAs User Guide

ID 772350
Date 4/17/2023

A newer version of this document is available. Customers should click here to go to the newest version.

5.2. Synchronous FIFO (sync_fifo/SYNC_FIFO)

The synchronous FIFO (sync_fifo/SYNC_FIFO) acts as a temporary memory where you can write data and read it back later. The FIFO is “First-in First-out”, words written first in the FIFO are read back first. For sync_fifo/SYNC_FIFO, the read and write signals are synchronized to the same clock. Memory used in sync_fifo/SYNC_FIFO is simple dual port RAM.

Figure 5. Synchronous FIFO Block Diagram