Parameterizable Macros for Intel FPGAs User Guide

ID 772350
Date 4/17/2023

A newer version of this document is available. Customers should click here to go to the newest version.

1. About the Parameterizable Macros for Intel FPGAs User Guide

Updated for:
Intel® Quartus® Prime Design Suite 23.1
This document describes the list of available parameterizable macros, how to perform module instantiation, and the description of available ports and parameters for each macro. These parameterizable macros are available for Intel® Stratix® 10 and Intel Agilex® 7 devices in the Intel® Quartus® Prime Pro Edition software version 23.1.

These parameterizable macros allow users to quickly instantiate modules with different number of ports and port sizes on a top-level source file. Instantiation templates for these parameterizable macros are provided in Verilog HDL and VHDL.