F-Tile SDI II FPGA IP Design Example User Guide

ID 710496
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version. Parallel loopback

To run the hardware test, connect an SDI video generator to the receiver input pin. To validate whether RX is locked to the signal and receive the video data correctly, the on-board LEDs are used to display the RX status.

After verifying that RX is working fine, connect an SDI signal analyzer to the transmitter output. The same image which is being generated from the source should be displayed on the signal analyzer.