F-Tile SDI II FPGA IP Design Example User Guide

ID 710496
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

2. Design Example Detailed Description

The SDI II Intel FPGA IP core includes the following design examples for Intel® Agilex™ F-tile devices.
  • Parallel loopback with external VCXO
  • Parallel loopback without external VCXO
  • Serial loopback