F-Tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 4/01/2024
Document Table of Contents FHT Receiver Buffer and Equalizer

The receiver buffer receives serial data from input pins and feeds it to the CDR block and deserializer.

To optimize the bit error rate (BER) on every stream for optimum performance, receiver equalization is self-triggered, requires no input, and is independent of system initial conditions.