3.2. E-tile CPRI PHY Design Example Description
The design example demonstrates the basic functionality of the E-tile CPRI PHY IP core. You can generate the design from the Example Design tab in the E-tile CPRI PHY IP parameter editor.
To generate the design example, you must first set the parameter values for the IP core variation you intend to generate in your end product. You can choose to generate the design example with or without the RS-FEC feature. The RS-FEC feature is available with 10.1376, 12.1651 and 24.33024 Gbps CPRI line bit rates.