2.1.2. Generating the Design
- In the IP Catalog, locate and select E-tile Ethernet IP for Intel Agilex® 7 FPGA . The New IP Variation window appears.
- Specify a top-level name <your_ip> for your custom IP variation. The parameter editor saves the IP variation settings in a file named <your_ip> .ip.
- Click OK. The parameter editor appears.
- On the IP, 100GE, or 10GE/25GE tabs, specify the parameters for your IP core variation.
- Change PMA adaptation setting. To change the PMA adaptation setting for the optimal performance, go to PMA Adaptation tab. This step is optional.
- Select a PMA adaptation preset for PMA adaptation Select parameter.
- Click PMA Adaptation Preload to load the initial and continuous adaptation parameters.
- Specify the number of PMA configurations to support when multiple PMA configurations are enabled using Number of PMA configuration parameter.
- Select which PMA configuration to load or store using Select a PMA configuration to load or store.
- Click Load adaptation from selected PMA configuration to load the selected PMA configuration settings.
For more information about the PMA adaptation parameters, refer to the E-Tile Transceiver PHY User Guide.Note: If you require more information about the PMA adaptation parameters, contact My Intel support.
- On the Example Design tab, under Example Design Files, select the Simulation option to generate the testbench and the compilation-only project. Select the Synthesis option to generate the hardware design example. You must select at least one of the Simulation and Synthesis options to generate the design example.
- On the Example Design tab, under Generated HDL Format, select Verilog HDL or VHDL. If you select VHDL, you must simulate the testbench with a mixed-language simulator. The device under test in the ex_<datarate> directory is a VHDL model, but the main testbench file is a System Verilog file.
- Under Target Development Kit, select the Agilex 7 F-series Transceiver-SoC Development Kit - AGFB014R24A2E2V, Agilex 7 F-series Transceiver-SoC Development Kit - AGFB014R24A2E2VR0 or select None. If you select a specific Development Kit as the Target Development Kit, the design example is generated based on a specific device and it overwrites the device you selected in your project file. If you select None as the Target Development Kit, ensure the selected device is your targeted device and adjust the pins assignment in the .qsf file. By default, .qsf file is generated based on the device used in the development kit
- Click the Generate Example Design button. The Select Example Design Directory window appears.
- If you want to modify the design example directory path or name from the defaults displayed (alt_ehipc3_ fm_ 0_example_design), browse to the new path and type the new design example directory name (<design_example_dir>).
Did you find the information on this page useful?