F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide

ID 683804
Date 12/19/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2.1. Variation: F-Tile Ethernet Intel FPGA Hard IP with FHT PMA

This section displays F-Tile Ethernet Intel FPGA Hard IP block diagram when you select FHT for PMA type in the IP Parameter Editor. In the FHT PMA variation, a separate clock feeds the FHT PMA reference clock block.
Figure 10.  F-Tile Ethernet Intel FPGA Hard IP Simulation Design Example Block Diagram with FHT PMA

In this variation, the system PLL include additional FHT common PLL block.

Did you find the information on this page useful?

Characters remaining:

Feedback Message