Visible to Intel only — GUID: nka1670973549937
Ixiasoft
1. Quick Start Guide
2. Design Example: Single IP Core Instantiation
3. Design Example: Single IP Core Instantiation with Precision Time Protocol
4. Design Example: Single IP Core Instantiation with Auto-Negotiation and Link Training
5. Design Example: Multiple IP Core Instantiation
6. F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide Archives
7. Document Revision History for the F-Tile Ethernet Intel FPGA Hard IP Design Example User Guide
Visible to Intel only — GUID: nka1670973549937
Ixiasoft
1.3.2. Fast Sim Model for FHT Variants
To provide a reduction in a real-time simulation duration, you can utilize a Fast Sim model in your design example testbench. For FHT variants, the model is enabled by a macro in the simulation run script.
To enable the Fast Sim model, add the following macro to your simulation run script:
+define+gdrb_BK_FASTSIM_MODEL
Note: The design example simulation script does not enable the macro by default. You need to manually add the macro.
Did you find the information on this page useful?
Feedback Message
Characters remaining: