ID 683747
Date 6/22/2020
Public

## 1.3. Simulating the Design Example Testbench

You can compile and simulate the design by running a simulation script from the command prompt.
1. At the command prompt, change the working directory to <design_example_dir>/example_testbench.
2. Run the simulation script for the supported simulator of your choice. The script compiles and runs the testbench in the simulator.
Table 3.  Instructions to Simulate the Testbench
Simulator Instructions
ModelSim* In the command line, type vsim -do run_vsim.do.

If you prefer to simulate without bringing up the ModelSim* GUI, type vsim -c -do run_vsim.do.

Note: The ModelSim* -AE and ModelSim* -ASE simulators cannot simulate this IP core. You must use another supported ModelSim* simulator such as ModelSim* SE.
VCS* In the command line, type sh run_vcs.sh
VCS* MX In the command line, type sh run_vcsmx.sh.

Use this script when the design contains Verilog HDL and System Verilog with VHDL.

NCSim In the command line, type sh run_ncsim.sh
Xcelium* In the command line, type sh run_xcelium.sh
A successful simulation ends with the following message:
Simulation Passed.
or
Testbench complete.
After successful completion, you can analyze the results.

Did you find the information on this page useful?

Characters remaining:

Feedback Message