Turbo Intel® FPGA IP User Guide

ID 683734
Date 9/30/2022
Document Table of Contents

4. Turbo Intel® FPGA IP Functional Description

This topic describes the IP’s architecture, interfaces, and signals.

You can parameterize the Turbo IP as an encoder or a decoder.

Did you find the information on this page useful?

Characters remaining:

Feedback Message