Visible to Intel only — GUID: dmi1436975090456
Ixiasoft
2.1. Installing and Licensing Intel® FPGA IP Cores
2.2. IP Catalog and Parameter Editor
2.3. Specifying the IP Core Parameters and Options
2.4. Simulating Intel® FPGA IP Cores
2.5. Simulating the IP with the RTL Simulator
2.6. Simulating the Turbo IP with the C-Model
2.7. Simulating the Turbo IP with MATLAB
Visible to Intel only — GUID: dmi1436975090456
Ixiasoft
4.2. Turbo Decoder
The Turbo decoder consists of two single soft-in soft-out (SISO) decoders, which work iteratively. The output of the first (upper decoder) feeds into the second to form a Turbo decoding iteration. Interleaver and deinterleaver blocks re-order data in this process.
Figure 8. Turbo Decoder Block Diagram
The Turbo decoder supports the MaxLogMAP decoding algorithm. This algorithm is a simplified version of LogMAP that uses less logic resource and offers slightly reduced BER performance relative to LogMAP.
Did you find the information on this page useful?
Feedback Message
Characters remaining: