Visible to Intel only — GUID: ypw1700649394986
Ixiasoft
1. About the PHY Lite for Parallel Interfaces IP
2. PHY Lite for Parallel Interfaces FPGA IP for Agilex™ 3 C-Series Devices
3. PHY Lite for Parallel Interfaces FPGA IP for Agilex™ 5 D-Series and E-Series Devices
4. PHY Lite for Parallel Interfaces FPGA IP for Agilex™ 7 M-Series Devices
5. PHY Lite for Parallel Interfaces FPGA IP for Agilex™ 7 F-Series and I-Series Devices
6. PHY Lite for Parallel Interfaces FPGA IP for Stratix® 10 Devices
7. PHY Lite for Parallel Interfaces FPGA IP for Arria® 10 and Cyclone® 10 GX Devices
8. PHY Lite for Parallel Interfaces FPGA IP User Guide Document Archives
9. Document Revision History for the PHY Lite for Parallel Interfaces FPGA IP User Guide
6.5.6.4.1. Timing Closure: Dynamic Reconfiguration
6.5.6.4.2. Timing Closure: Input Strobe Setup and Hold Delay Constraints
6.5.6.4.3. Timing Closure: Output Strobe Setup and Hold Delay Constraints
6.5.6.4.4. Timing Closure: Non Edge-Aligned Input Data
6.5.6.4.5. I/O Timing Violation
6.5.6.4.6. Internal FPGA Path Timing Violation
7.5.6.4.1. Timing Closure: Dynamic Reconfiguration
7.5.6.4.2. Timing Closure: Input Strobe Setup and Hold Delay Constraints
7.5.6.4.3. Timing Closure: Output Strobe Setup and Hold Delay Constraints
7.5.6.4.4. Timing Closure: Non Edge-Aligned Input Data
7.5.6.4.5. I/O Timing Violation
7.5.6.4.6. Internal FPGA Path Timing Violation
Visible to Intel only — GUID: ypw1700649394986
Ixiasoft
4.2.3. I/O Timing
Altera recommends that you design your system for the worst case losses for the PHY Lite for Parallel Interfaces FPGA IP for Agilex™ 7 devices.
Data Flow Direction | Applies to PHY Lite for Parallel Interfaces FPGA IP Mode | Worst Case Losses |
---|---|---|
Driving (PHY Lite for Parallel Interfaces FPGA IP is driving the I/Os) | Output or bi-directional | 40% UI |
Receiving (PHY Lite for Parallel Interfaces FPGA IP is sampling the I/Os) | Input or bi-directional | 35% UI |
Minimum Receiving Eye Height (PHY Lite for Parallel Interfaces FPGA IP is sampling the I/Os) | Input or bi-directional | 100 mV |