Parallel Flash Loader Intel® FPGA IP User Guide

ID 683698
Date 4/03/2023
Document Table of Contents

1.3. Functional Description

The PFL IP core allows you to program flash memory devices with Intel® CPLDs through the JTAG interface and provides the logic to control configuration from the flash memory device to the Intel® FPGA.