AN 845: Signal Tap Tutorial for Intel® Arria® 10 Partial Reconfiguration Design

Download
ID 683662
Date 10/08/2018
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
Tutorial Overview Tutorial Walkthrough Tutorial Results Document Revision History for AN 845: Signal Tap Tutorial for Intel® Arria® 10 Partial Reconfiguration Design
Tutorial Overview x
PR Debug Considerations Tutorial Software and Hardware Requirements Tutorial Design Description Downloading the Tutorial Design
Downloading the Tutorial Design x
Tutorial Design Files
Tutorial Walkthrough x
Step 1: Getting Started Step 2: Preparing the Base Revision Step 3: Preparing the Implementation Revisions for Debug Step 4: Tapping Signals in the Implementation Persona Step 5: Configuring Data Acquisition Step 6: Setting Trigger Conditions Step 7: Generating Programming Files Step 8: Programming the Board Step 9: Performing Data Acquisition
Step 2: Preparing the Base Revision x
Preparing the Static Region Preparing the Default PR Persona
Step 5: Configuring Data Acquisition x
Add Acquisition Clock Add Storage Parameters
Tutorial Results x
Waveforms for Slow Implementation Waveforms for Default Implementation Waveforms for Empty Implementation
Tutorial Overview
Tutorial Walkthrough
Tutorial Results
Document Revision History for AN 845: Signal Tap Tutorial for Intel® Arria® 10 Partial Reconfiguration Design

Step 3: Preparing the Implementation Revisions for Debug

In this step you instantiate the SLD JTAG Bridge Host and then add a .stp file to the implementation revisions that you want to debug.
  1. In the Intel® Quartus® Prime GUI, set blinking_led_slow as the current revision.
  2. Include sld_host.ip as a project file in the blinking_led_slow implementation revision.
  3. Uncomment the following blocks of code from blinking_led_slow.sv: 
    //===================
// Uncomment this block to enable Signal Tap
input wire tck,
input wire tms,
input wire tdi,
input wire vir_tdi,
input wire ena,
output wire tdo,
//===================
//===================
// Uncomment this block to enable Signal Tap
sld_host u_sld_hostled_two_on (
	.tck	(tck),	//   input,  width = 1, connect_to_bridge_host.tck
	.tms	(tms),	//   input,  width = 1,                       .tms
	.tdi	(tdi),	//   input,  width = 1,                       .tdi
	.vir_tdi(vir_tdi),//   input,  width = 1,                    .vir_tdi
	.ena	(ena),	//   input,  width = 1,                       .ena
	.tdo	(tdo)	//  output,  width = 1,                       .tdo
);
//===================
  4. Update the port definition for the PR personas to include the following ports, by uncommenting this block of code in blinking_led_slow.sv and blinking_led_empty.sv files: 
    module blinking_led_slow (
    // clock
    input wire clock,
    input wire [31:0] counter,
    //=================
    //Uncomment this block to enable Signal Tap
    input wire tck,
    input wire tms,
    input wire tdi,
    input wire vir_tdi,
    input wire ena,
    output wire tdo,
    //=================
    // Control signals for the LEDs
    output wire led_two_on,
    output wire led_three_on
);
  5. Click Tools > Signal Tap Logic Analyzer to open the Signal Tap Logic Analyzer Window.
    Figure 11.  Signal Tap Logic Analyzer Window
  6. Click File > Save As, and save the file as stp_slow.stp.
    A dialog box appears prompting you to enable Signal Tap file stp_slow.stp for the current project.
    Figure 12. Enable stp_slow.stp for the Current Project
  7. Click Yes.

Repeat these steps for the blinking_led_default and the blinking_led_empty personas. Use stp_default.stp and stp_empty.stp for the Signal Tap files.

You can disable Signal Tap in the project by clicking Assignments > Settings. In the Category pane select Signal Tap Logic Analyzer. Then, turn off Enable Signal Tap Logic Analyzer.

Related Information
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message