Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.10.9.1. Transaction Cannot Cross 4KB Boundaries

When an Avalon® host issues a transaction to an AXI slave, the transaction cannot cross 4KB boundaries. Non-bursting Avalon® hosts already follow this boundary restriction.

When connecting an Avalon® memory-mapped interface FPGA host to an AXI slave in Platform Designer, you must ensure that the bursts do not exceed the AXI3 or AXI4 4KB boundary restriction for burst transactions.