AN 901: Implementing Analog-to-Digital Converter Dual Link Design with Intel® Agilex™ FPGA E-Tile JESD204C RX IP

ID 683537
Date 9/21/2020
Public
Download
Document Table of Contents
Document Table of Contents
1. Implementing Analog-to-Digital Converter Dual Link Design with Intel® Agilex™ FPGA E-Tile JESD204C RX IP
1. Implementing Analog-to-Digital Converter Dual Link Design with Intel® Agilex™ FPGA E-Tile JESD204C RX IP
1.1. ADC to Intel® Agilex™ Dual Link Design Overview 1.2. ADC to Intel® Agilex™ Dual Link Design Implementation Guidelines 1.3. Synchronized ADC to Intel® Agilex™ Dual Link 1.4. Downloading and Operating the Design Example 1.5. Document Revision History for AN 901: Implementing Analog-to-Digital Converter Dual Link Design with Intel® Agilex™ FPGA E-Tile JESD204C RX IP
1.3. Synchronized ADC to Intel® Agilex™ Dual Link
1.3.1. Design Simulation Guidelines 1.3.2. Design Synthesis Guidelines
1.3.1. Design Simulation Guidelines
1.3.1.1. Editing Design Example Platform Designer System for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.1.2. Editing Design Example Top-Level HDL for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.1.3. Editing TX Simulation Model Platform Designer System for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.1.4. Editing TX Simulation Model Top-Level HDL for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.1.5. Editing Simulation Testbench for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.1.6. Adding IP Signals to the Simulation Waveform 1.3.1.7. Updating the Simulation Script 1.3.1.8. Simulating the Dual Link Design 1.3.1.9. Viewing the Simulation Results
1.3.2. Design Synthesis Guidelines
1.3.2.1. Editing Design Example Platform Designer System for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.2.2. Editing Design Example Top-Level HDL for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.2.3. Editing Design Example Top-Level SDC Constraint for Synchronized ADC to Intel® Agilex™ Dual Link 1.3.2.4. Compiling the Design in Intel® Quartus® Prime Software
1. Implementing Analog-to-Digital Converter Dual Link Design with Intel® Agilex™ FPGA E-Tile JESD204C RX IP

1.3.2.4. Compiling the Design in Intel® Quartus® Prime Software

After modifying the Platform Designer system, top-level HDL file, Quartus setting file, and top-level SDC constraint file, compile the design with the Intel® Quartus® Prime software. Intel® recommends that you perform Analysis and Synthesis and use the RTL Viewer to check the correctness of the connections before fully compiling your dual link design.

Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message