AN 901: Implementing Analog-to-Digital Converter Dual Link Design with Agilex™ 7 FPGA E-Tile JESD204C RX IP
Visible to Intel only — GUID: lml1576743415179
Ixiasoft
Visible to Intel only — GUID: lml1576743415179
Ixiasoft
1.3.2.4. Compiling the Design in Quartus® Prime Software
After modifying the Platform Designer system, top-level HDL file, Quartus setting file, and top-level SDC constraint file, compile the design with the Quartus® Prime software. Intel® recommends that you perform Analysis and Synthesis and use the RTL Viewer to check the correctness of the connections before fully compiling your dual link design.