Multi Channel DMA for PCI Express* Intel® FPGA IP Design Example User Guide

ID 683517
Date 9/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.1.1. Simulation Results

Note: For detailed description about the testbench for this design example, refer to Example Testbench Flow for DMA Test with Avalon-ST Packet Generate/Check Design Example.
Figure 11. H2D Simulation Log
Figure 12. H2D Simulation Waveform
Figure 13. D2H Simulation Log
Figure 14. D2H Simulation Waveform

Did you find the information on this page useful?

Characters remaining:

Feedback Message