Multi Channel DMA for PCI Express* Intel® FPGA IP Design Example User Guide

ID 683517
Date 9/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: yhe1594776209750

Ixiasoft

Document Table of Contents

5. Document Revision History for the Multi Channel DMA for FPGA IP Design Example User Guide

Date Intel® Quartus® Prime Version IP Version Changes
2021.09.15 21.2

H-Tile: 21.1.0

P-Tile: 2.0.0

  • Added SRIOV support for DPDK PMD
  • Added support for kernel mode driver
  • Added the Multi Channel DMA for FPGA IP Design Example User Guide Archives section
2021.05.24 21.1

H-tile: 2.0.0

P-tile: 1.0.0

  • Added the single-port Avalon-ST design example
  • Added support for new BAM, BAS, BAM+BAS, and BAM+MCDMA user modes
  • Added support for the DPDK PMD driver
  • Added support for the Xcelium simulator
2020.08.05 20.2

H-tile: 20.0.0

Initial Release