Multi Channel DMA for PCI Express* Intel® FPGA IP Design Example User Guide
ID
683517
Date
9/15/2021
Public
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: wyl1628020975593
Ixiasoft
3.5.2.5.3. Examples
- Testapp options (for Packet Gen/Val): ./testapp –help
- Pio Test:
Testapp command: sudo ./testapp --bdf 0000:01:00.0 --piotest
- For more example commands, check the software/user/cli/testapp/README.txt file.