Intel® Quartus® Prime Standard Edition User Guide: Design Constraints

ID 683492
Date 4/18/2022
Public
Document Table of Contents

2.7. Analyzing Simultaneous Switching Noise

Click Processing > Start > Start SSN Analyzer to estimate the voltage noise for each pin in the design. The simultaneous switching noise (SSN) analysis accounts for the pin placement, I/O standard, board trace, output enable group, timing constraint, and PCB characteristics that you specify. The analysis produces a voltage noise estimate for each pin in the design. View the SSN results in the Pin Planner and adjust your I/O assignments to optimize signal integrity.

Did you find the information on this page useful?

Characters remaining:

Feedback Message