Advanced Link Analyzer: User Guide

Download PDF
ID 683448
Date 11/03/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. System Requirements and Installation Guide 2. Functional Description 3. Tutorial: PCI Express* 8GT 4. Document Revision History for Advanced Link Analyzer User Guide
1. System Requirements and Installation Guide x
1.1. System Requirements 1.2. Installation 1.3. Program and File Types 1.4. Accessing the User Guide
2. Functional Description x
2.1. Advanced Link Analyzer Control Module 2.2. Advanced Link Analyzer Data Viewer Module 2.3. Advanced Link Analyzer Channel Viewer Module 2.4. Advanced Link Analyzer Batch Simulation Controller 2.5. Advanced Link Analyzer Channel Designer
2.1. Advanced Link Analyzer Control Module x
2.1.1. Constructing Communication Links in the Link Designer Module 2.1.2. Link and Simulation Setting 2.1.3. Transmitter Setting 2.1.4. Receiver Setting 2.1.5. IBIS-AMI Wrapper 2.1.6. Channel Setting 2.1.7. Batch Channel Simulation Configuration 2.1.8. Crosstalk Aggressor Transmitter Setting 2.1.9. Repeater and Retimer Configurations 2.1.10. Noise Source Link Component 2.1.11. System Options 2.1.12. Project Management Functions 2.1.13. Archiving and Unarchiving Projects 2.1.14. Device Model Importer 2.1.15. Analysis Functions and Pre-Simulation and Pre-Analysis Checklists 2.1.16. COM Analysis
2.1.3. Transmitter Setting x
2.1.3.1. Jitter/Noise Component 2.1.3.2. Transmitter Options 2.1.3.3. Characterization Data Access 2.1.3.4. IBIS-AMI Transmitter Configuration 2.1.3.5. Pulse Fitting Analysis 2.1.3.6. SNDR Analysis 2.1.3.7. Jnu/Jrms/EOJ Analysis
2.1.4. Receiver Setting x
2.1.4.1. Jitter/Noise Setting 2.1.4.2. Characterization Data Access 2.1.4.3. Receiver Options 2.1.4.4. IBIS-AMI Receiver Configuration
2.1.9. Repeater and Retimer Configurations x
2.1.9.1. Repeater/Retimer RX Configuration 2.1.9.2. Repeater/Retimer TX Configuration
2.3. Advanced Link Analyzer Channel Viewer Module x
2.3.1. Channel Plot Panel 2.3.2. Channel List Panel 2.3.3. Plot Option Panel
2.3.3. Plot Option Panel x
2.3.3.1. S-parameter Mode Panel 2.3.3.2. Plot Configuration Panel 2.3.3.3. Options
3. Tutorial: PCI Express* 8GT x
3.1. Methodology 3.2. Setup and Initialization 3.3. Analysis
3.2. Setup and Initialization x
3.2.1. Setting Up the Control Module Link and Simulation Setting Tab Transmitter Tab Receiver Tab 3.2.2. Constructing the Channel 3.2.3. Completing the System
1. System Requirements and Installation Guide
2. Functional Description
3. Tutorial: PCI Express* 8GT
4. Document Revision History for Advanced Link Analyzer User Guide

3.2.1. Setting Up the Control Module

Link and Simulation Setting Tab

Figure 192. Link and Simulation Setting

Set the following parameters in the Link and Simulation Setting tab:

  • Data Rate: 8 (Gbps)
  • Simulation Length: 65536 (Bits)
  • Target BER: 10^ -12
  • Test Pattern: PRBS-23
  • Reference Clock: 100 (MHz)
  • Link Optimization Method: CTLE=>FIR+DFE
  • FOM of Link Optimization: Area
  • Compliance Mask: PCI Express* 8GT
  • FEC: Off. This disables forward error correction (FEC) modeling since the transmitter and receiver do not support FEC.
  • Project Name: Demo
  • Simulation Mode: Hybrid
  • Output Options: Data Viewer with Image Output. This option tells Advanced Link Analyzer to generate image files (.png) for all output plots.
  • Jitter Analysis Options: Disable. This selection disables the jitter analysis function during the link simulation.

Click Reference Clock Option.

Figure 193. Reference Clock Configuration
  • Turn off the Ideal Reference Clock option
  • Click the Option 2: Phase Noise tab
  • Turn on the Select TX Reference Clock Option 2 option
  • Type or copy the phase noise and spur data in the text boxes as shown in the above figure. The reference clock phase noise data can be found in the example configuration file Demo.jne.

Transmitter Tab

Figure 194. Transmitter Settings
Transmitter Settings

Set the following parameters in the Transmitter tab:

  • Transmitter: Stratix® V GX
  • Package: Stratix® V GX
  • VOD Selection: 40 (~800 mV)
  • Pre-emphasis: Auto
  • PLL Type: ATX (LC)
  • PLL Bandwidth: Low
  • Jitter/Noise Component:
    • If the Intel Device Characterization Data Access function is enabled, click Characterization Data Access. (A message box appears. Read and close the message box.) Transmitter jitter figures are populated automatically and the jitter/noise modeling mode is selected.
    • If Intel Device Characterization Data Access is not available, manually type in the jitter numbers shown in the above figure. Note that the simulation results might differ slightly if the jitter data is from manual input.

Receiver Tab

Figure 195. Receiver Settings
Receiver Settings

Set the following parameters in the Receiver tab:

  • Receiver: PCI Express* 8GT
  • Package: PCI Express* 8GT
  • CTLE Setting: Auto
  • DFE Mode: Auto
  • CDR Type: Bang-Bang
  • CDR Bandwidth: Medium
  • PVT Process: Typical
  • PVT Voltage: Typical
  • PVT Temperature: 25 deg C
  • DJ: 0.056 (UI, 7 ps)
  • RJ: 1.55 ps (RMS) (key-in and then use pull-down menu to set RJ unit)
Note: In this simulation, the custom receiver is used to emulate a PCI-SIG PCI Express* 3.0 baseline receiver. The definitions of jitter components and values are different from that of PSG/Intel devices. Refer to compliance mask usage in the Link and Simulation Setting section for more details.

Click Receiver Options. In the Receiver Configuration window, click the Equalization tab. Set DFE Tap Length to 1 and Step Size to 0.0078125.

Figure 196. Additional Receiver Configuration
Related Information
Level Two Title