Intel® Quartus® Prime Pro Edition User Guide: Scripting

ID 683432
Date 12/13/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.27. ::quartus::sdc

The following table displays information for the ::quartus::sdc Tcl package:

Tcl Package and Version ::quartus::sdc 1.5
Synopsys Design Constraint (SDC) format is used to specify the design
intent, including the timing and area constraints of the design.
The Timing Analyzer only implements the set of SDC commands
required to specify the timing constraints of the design. For area
constraints, the QSF file should be used.

This package implements the SDC Spec Version 1.5 (June 2005).

Any command in this package can be specified in a Timing Analyzer SDC
This package is loaded by default in the following executable:


This package is available for loading in the following executable:

Tcl Commands
all_clocks (::quartus::sdc)
all_inputs (::quartus::sdc)
all_outputs (::quartus::sdc)