Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 2/15/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

14.3.1. Full Raster to Streaming Converter Interfaces

The IP has two functional video interfaces, two clock domains, and two resets. The Intel FPGA streaming video protocol and the full raster variant are standard interfaces to connect components that exchange video data.

All two input clocks are asynchronous from each other. Internally, the IP includes clock domain crossing circuits for both single bit and data bus signal cases, which safely allows data exchange between any of the two asynchronous clock domains. The IP also includes an embedded entity .sdc file, which provides all the necessary information to the Timing Analyzer. For system integration, when you instantiate the IP in a design, the only constraints required are:

  • Clock frequency constraints for the input video clock (vid_in_clock_clk)
  • Clock frequency constraints for the output video clock (vid_out_clock_clk)
Table 163.  Full Raster to Streaming Converter input and output video interfaces
Name Direction Width Description
Clocks and resets
vid_in_clock_clk In 1 Input AXI4-S full raster processing clock.
vid_in_reset_reset In 1 Input AXI4-S full raster processing reset.
vid_out_clock_clk In 1

Output AXI4-S active-video

processing clock.

vid_out_reset_reset In 1

Output AXI4-S

processing reset.

Intel FPGA streaming video interfaces
axi4s_fr_vid_in_tdata in 29 30 AXI4-S data in.
axi4s_fr_vid_in_tvalid in 1 AXI4-S data valid.
axi4s_fr_vid_in_tuser[pixels in parallel-1:0] in 1 AXI4-S start of video frame.
axi4s_fr_vid_in_tuser[N-1:pixels in parallel] in 31 Unused.
axi4s_fr_vid_in_tlast in 1 AXI4-S end of packet .
axi4s_fr_vid_in_tready out 1 Optional AXI4-S data ready.
axi4s_vid_out_tdata out 32 33 AXI4-S data in.
axi4s_vid_out_tvalid out 1 AXI4-S data valid.
axi4s_vid_out_tuser[0] out 1 AXI4-S start of video frame.
axi4s_vid_out_tuser[N-1:1] out 34 Unused.
axi4s_vid_out_tlast out 1 AXI4-S end of packet.
axi4s_vid_out_tready in 1 AXI4-S data ready.
29

The equation gives all full raster tdata width sizes in these interfaces:

max (floor((( bits per color sample x (number of color planes+1) x pixels in parallel) + 7) / 8) x 8, 16)

30

The equation gives all tdata width sizes in these interfaces:

max (floor((( bits per color sample x number of color planes x pixels in parallel) + 7) / 8) x 8, 16)

31

The equation gives all tuser width sizes in these interfaces:

N = ceil (tdata width / 8)

32

The equation gives all full raster tdata width sizes in these interfaces:

max (floor((( bits per color sample x (number of color planes+1) x pixels in parallel) + 7) / 8) x 8, 16)

33

The equation gives all tdata width sizes in these interfaces:

max (floor((( bits per color sample x number of color planes x pixels in parallel) + 7) / 8) x 8, 16)

34

The equation gives all tuser width sizes in these interfaces:

N = ceil (tdata width / 8)