Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 9/30/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

Warp IP Latency

The warp IP includes buffers for full frames of video data at the video input and at the output of its processing engines. This buffer introduces a two-frame latency between the input and output video. This two-frame buffering latency together with any delays in resynchronising between the input and output frames produces between two and three frames latency in total.
Table 63.  Operation mode latency
Mode Latency
Active warp Two to three video frames.